Cover Page

IEEE Press
445 Hoes Lane
Piscataway, NJ 08854

IEEE Press Editorial Board
Tariq Samad, Editor in Chief

George W. Arnold Xiaoou Li Ray Perez
Giancarlo Fortino Vladimir Lumelsky Linda Shafer
Dmitry Goldgof Pui-In Mak Zidong Wang
Ekram Hossain Jeffrey Nanzer MengChu Zhou

Introduction to Magnetic Random-Access Memory

Edited by

Bernard Dieny
Ronald B. Goldfarb
Kyung-Jin Lee

Wiley Logo

About the Editors

Bernard Dieny has conducted research in magnetism for 30 years. He played a key role in the pioneering work on spin-valves at IBM Almaden Research Center in 1990–1991. In 2001, he co-founded SPINTEC in Grenoble, France, a public research laboratory devoted to spin-electronic phenomena and components. Dieny is co-inventor of 70 patents and has co-authored more than 340 scientific publications. He received an outstanding achievement award from IBM in 1992 for the development of spin-valves, the European Descartes Prize for Research in 2006, and two Advanced Research Grants from the European Research Council in 2009 and 2015. He is co-founder of two companies, one dedicated to magnetic random-access memory, Crocus Technology, the other to the design of hybrid CMOS/magnetic circuits, EVADERIS. In 2011 he was elected Fellow of the Institute of Electrical and Electronics Engineers.

Ronald B. Goldfarb was leader of the Magnetics Group at the National Institute of Standards and Technology in Boulder, Colorado, USA, from 2000 to 2015. He has published over 60 papers, book chapters, and encyclopedia articles in the areas of magnetic measurements, superconductor characterization, and instrumentation. In 2004 he was elected Fellow of the Institute of Electrical and Electronics Engineers (IEEE). From 1995 to 2004 he was editor-in-chief of IEEE Transactions on Magnetics. He is the founder and chief editor of IEEE Magnetics Letters, established in 2010. He received the IEEE Magnetics Society Distinguished Service Award in 2016.

Kyung-Jin Lee is a professor in the Department of Materials Science and Engineering, and an adjunct professor of the KU-KIST Graduate School of Converging Science and Technology, at Korea University. Before joining the university, he worked for Samsung Advanced Institute of Technology in the areas of magnetic recording and magnetic random-access memory. His current research is focused on understanding the underlying physics of current-induced magnetic excitations and exploring new spintronic devices based on spin-transfer torque. He is co-inventor of 20 patents and has more than 100 scientific publications in the areas of magnetic random-access memory, spin-transfer torque, and spin–orbit torque. He received an outstanding patent award from the Korea Patent Office in 2005 and an award for Excellent Research on Basic Science from the Korean government in 2010. In 2013 he was recognized by the National Academy of Engineering of Korea as a leading scientist in spintronics, “one of the top 100 technologies of the future.”

Preface
A Perspective on Nonvolatile Magnetic Memory Technology

As context for this book, computer memory hierarchy ranges from cache (fastest and most expensive) to main memory, to mass storage (slowest and least expensive). Cache memory, immediately accessible by the central processing unit, is usually static random-access memory (SRAM). Main memory is usually dynamic random-access memory (DRAM); like SRAM, it requires power to maintain its memory state, but additionally must be electrically refreshed, typically every 64 ms (1). Mass storage is exemplified by nonvolatile flash memory (of the NAND and NOR varieties) and magnetic hard-disk drives.

Although magnetic random-access memory (MRAM), in particular spin-transfer torque MRAM (STT-MRAM), has the potential to serve as a universal computer memory—cache, main memory, and mass storage—it will likely be most cost-effective as main memory. MRAM is already a commercial product, albeit expensive and of low density relative to DRAM, and several variations of STT-MRAM are in development. Particular interest is in the superior performance of STT-MRAM with perpendicular magnetic anisotropy. Still under research are three-terminal spin–orbit torque MRAM (2,3), which has high endurance and separate paths for read and write current, and voltage-controlled magnetoelectric MRAM (4–7), which has low energy requirements.

More generally, MRAM, the subject of this book, is characterized by nonvolatility, low energy dissipation, high endurance (repeated writing), scalability to advanced (sub-20 nm) technology nodes, compatibility with complementary metal–oxide semiconductor (CMOS) processing, resistance to radiation damage, and short read and write times. The most intriguing of these, nonvolatility and low energy dissipation, are the main drivers of the technology.

Photograph depicting the details of a 1024 bit core plane memory module.

Details of a 1024 bit core plane memory module (11). When magnetic-core memory was introduced in the mid-1950s, toroid cores were about 2 mm in outer diameter.

Nonvolatile MRAM is not really new. It was first developed in the early 1950s by Jay W. Forrester at Massachusetts Institute of Technology (8,9). As envisioned by Forrester, a three-dimensional magnetic-core memory module consisted of circumferentially magnetized toroids strung with x-, y-, and z-plane select wires and a fourth inductively driven output-signal wire. Switching times of the original material studied by Forrester, grain-oriented Ni50Fe50 “Deltamax,” were on the order of 10 ms. He noted that nonmetallic magnetic ferrites would switch in less than 1 μs based on materials research by William N. Papian (10), and that is how the technology developed. The estimated cost per bit was $1 ($9 today, adjusted for monetary inflation).

Another form of nonvolatile magnetic memory was developed by Andrew H. Bobeck and colleagues at Bell Laboratories in the late 1960s and early 1970s for mass storage: magnetic bubble memory (12,13). It was based on sequential, not random, access. Magnetic bubble domains in synthetic garnets with perpendicular magnetic anisotropy were stabilized by bias fields from permanent magnets. The presence or absence of a bubble—a logic “1” or “0”—was detected with magnetoresistive sensors. Bubbles could be generated, propagated, transferred, replicated, stored, and annihilated. Two orthogonal drive coils provided an in-plane rotating magnetic field to control the magnetization of Ni-Fe bubble-propagation elements (14).

The advent of DRAM in the 1970s, which sacrificed nonvolatility for reduced size, higher speed, and reduced cost, made core memory obsolete for main memory. By the early 1980s, storage density advances and cost reductions in hard-disk drives made bubble memory obsolete for mass storage (although bubble memory continued to be used in military and aerospace applications that required ruggedness).

Besides MRAM, other forms of nonvolatile memory are subjects of intense research. They are based on binary state variables that include “spin, phase, multipole orientation, mechanical position, polarity, orbital symmetry, magnetic flux quanta, molecular configuration, and other quantum states” (15). Mechanisms with great potential include resistive RAM (“memristors”) (16) and phase-change RAM (17). One of these may eventually become the dominant technology for cache memory, main memory, or mass storage, but for now, MRAM seems the most promising for main memory. Nevertheless, alternatives to MRAM should not be discounted (18,19).

Figure depicting a schematic diagram of the first commercial magnetic bubble memory module.

Schematic diagram of the first commercial magnetic bubble memory module, TIB0103, manufactured in 1977 (14). Shown are the bias magnets, drive coils, control and interface circuits, bubble chip, and Ni-Fe “T-bar” bubble-propagation pattern. (An asymmetric chevron pattern was used instead in the TIB0203 in 1978.) The magnetic bubble diameter was 5 μm. The chip had 92,000 bits, a storage density of 155,000 bits/cm2, an access time of 2–4 ms, and a data transfer rate of 50,000 bits/s.

Coincident with the memory revolution is a rethinking of computer logic and architecture, particularly to address problems of energy consumption in supercomputers and massive data centers. For example, in the United States, the Intelligence Advanced Research Projects Activity (IARPA) has sponsored the development of a prototype cryogenic computer under its “Cryogenic Computing Complexity” program (20). Dramatic reductions are projected in both energy consumption and size (21). Such a computer would combine superconducting, single flux quantum (SFQ) logic with hybrid superconducting/magnetic RAM. Hybrid superconducting/magnetic Josephson junctions switched by spin-transfer torque, resulting in measureable changes in critical current, have been demonstrated (22).

Recent accelerated growth in data centers and their demand for energy are bringing the need for new computer logic and memory to a head. World Wide Web search engines have resorted to storing most of their data in energy-inefficient DRAM (23) because retrieval from mass storage is too slow. There is a need to prototype, test, and benchmark (24) the energy dissipation, high-speed performance, reliability, dimensional scalability, temperature margins, and fabrication reproducibility of MRAM materials, devices, and circuits. Inevitably, new physical phenomena arise as nanostructures shrink in size, and failures will be determined by unknown variables and the increased relative importance of uncontrolled edge properties with respect to the bulk (25).

Figure depicting the nanopillar Josephson junction with a Ni0.8Fe0.2/Cu/Ni pseudo-spin valve (PSV) barrier (left) and voltage versus current at 4K and zero applied field for parallel and antiparallel magnetic states (right).

Nanopillar Josephson junction with a Ni0.8Fe0.2/Cu/Ni pseudo-spin valve (PSV) barrier (left) and voltage versus current at 4 K and zero applied field for parallel and antiparallel magnetic states (right) (22).

This book is designed for microelectronics engineers who need a working knowledge of magnetic memory devices. As conceived by one of the editors, Bernard Dieny, it aims to promote synergy between researchers and developers working in the field of electron devices and those in magnetics and information storage.

The chapters in this volume cover basic concepts in spin electronics (spintronics); magnetic properties of materials; micromagnetic modeling; dynamics of magnetic precession and damping; different implementations of MRAM; the integration of MRAM with CMOS; and future hybrid logic-in-memory architectures.

The authors are leaders in their respective fields. Nicolas Locatelli and Vincent Cros are known for their major contributions in the field of spin torque nano-oscillators and nanodevices assembled in novel computer architectures (26,27). Shinji Yuasa is noted for his pioneering experimental work (28,29) on giant magnetoresistance in magnetic tunnel junctions with MgO barriers (30,31). Liliana Buda-Prejbeanu is expert in micromagnetic modeling and computational magnetics (32). Bill Bailey is an authority on magnetization dynamics and spin–orbit coupling (33). Bernard Dieny is famous for his key role in the discovery of giant magnetoresistance in spin valve structures (34,35). Lucian Prejbeanu is known for his work on thermally assisted MRAM (36). Michael Gaidis is a microwave engineer who has specialized in “back-end-of-line” integration of MRAM with CMOS (37). The chapter on nonvolatile logic-in-memory (38,39) by Takahiro Hanyu, Hideo Ohno, and the team at Tohoku University represents one of the most complete compilations on this topical subject.

This book was sponsored by the IEEE Magnetics Society and published under the Wiley-IEEE Press imprint. The editor at Wiley-IEEE Press was Mary Hatcher.

Ronald B. Goldfarb

National Institute of Standards and Technology

Boulder, Colorado, USA

Note

References

  1. 1. I. Bhati, M.-T. Chang, Z. Chishti, S.-L. Lu, and B. Jacob, “DRAM refresh mechanisms, penalties, and trade-offs,” IEEE Trans. Comput. 65, pp. 108–121 (2016); doi: 10.1109/TC.2015.2417540.
  2. 2. I. M. Miron, K. Garello, G. Gaudin, P.-J. Zermatten, M. V. Costache, S. Auffret, S. Bandiera, B. Rodmacq, A. Schuhl, and P. Gambardella, “Perpendicular switching of a single ferromagnetic layer induced by in-plane current injection,” Nature 476, pp. 189–194 (2011); doi: 10.1038/nature10309.
  3. 3. L.-Q. Liu, C.-F. Pai, Y. Li, H. W. Tseng, D. C. Ralph, and R. A. Buhrman, “Spin-torque switching with the giant spin Hall effect of tantalum,” Science 336, pp. 555–558 (2012); doi: 10.1126/science.1218197.
  4. 4. S. Kanai, M. Yamanouchi, S. Ikeda, Y. Nakatani, F. Matsukura, and H. Ohno, “Electric field-induced magnetization reversal in a perpendicular-anisotropy CoFeB-MgO magnetic tunnel junction,” Appl. Phys. Lett. 101, 122403 (2012); doi: 10.1063/1.4753816.
  5. 5. W.-G. Wang, M. Li, S. Hageman, and C. L. Chien, “Electric-field-assisted switching in magnetic tunnel junctions,” Nat. Mater. 11, pp. 64–68 (2012); doi: 10.1038/nmat3171.
  6. 6. Y. Shiota, T. Nozaki, F. Bonell, S. Murakami, T. Shinjo, and Y. Suzuki, “Induction of coherent magnetization switching in a few atomic layers of FeCo using voltage pulses,” Nat. Mater. 11, pp. 39–43 (2012); doi: 10.1038/nmat3172.
  7. 7. P. K. Amiri, J. G. Alzate, X. Q. Cai, F. Ebrahimi, Q. Hu, K. Wong, C. Grèzes, H. Lee, G. Yu, X. Li, M. Akyol, Q. Shao, J. A. Katine, J. Langer, B. Ocker, and K. L. Wang, “Electric-field-controlled magnetoelectric RAM: progress, challenges, and scaling,” IEEE Trans. Magn. 51, 3401507 (2015); doi: 10.1109/TMAG.2015.2443124.
  8. 8. J. W. Forrester, “Digital information in three dimensions using magnetic cores,” J. Appl. Phys. 22, pp. 44–48 (1951); doi: 10.1063/1.1699817.
  9. 9. J. W. Forrester,“Multicoordinate digital information storage device,” U.S. Patent 2,736,880 (filed May 11, 1951, published February 28, 1956); https://www.google.com/patents/US2736880.
  10. 10. W. N. Papian, “A coincident-current magnetic memory cell for the storage of digital information,” Proc. IRE 40, pp. 475–478 (1952); doi: 10.1109/JRPROC.1952.274045.
  11. 11. K. Lanzet, CC BY-SA 3.0; http://wikimedia.org/w/index.php?curid=7025574 (2009).
  12. 12. A. H. Bobeck, “Properties and device applications of magnetic domains in orthoferrites,” Bell Syst. Tech. J. 46, pp. 1901–1925 (1967); doi: 10.1002/j.1538-7305.1967.tb03177.x.
  13. 13. A. H. Bobeck and H. E. D. Scovil, “Magnetic bubbles,” Sci. Am. 224 (6), pp. 78–90 (1971); http://www.nature.com/scientificamerican/journal/v224/n6/pdf/scientificamerican0671-78.pdf.
  14. 14. D. Toombs, “An update: CCD and bubble memories,” IEEE Spectr. 15 (4), pp. 22–30 (1978); doi: 10.1109/MSPEC.1978.6367665.
  15. 15. G. I. Bourianoff, P. A. Gargini, and D. E. Nikonov, “Research directions in beyond CMOS computing,” Solid-State Electron. 51, pp. 1426–1431 (2007); doi: 10.1016/j.sse.2007.09.018.
  16. 16. E. Gale, “TiO2-based memristors and ReRAM: materials, mechanisms and models (a review),” Semicond. Sci. Technol. 29, 104004 (2014); doi: 10.1088/0268-1242/29/10/104004.
  17. 17. M. Wuttig and N. Yamada, “Phase-change materials for rewriteable data storage,” Nat. Mater. 6, pp. 824–832 (2007); doi: 10.1038/nmat2009.
  18. 18. Y. Fujisaki, “Current status of nonvolatile semiconductor memory technology,” Jpn. J. Appl. Phys. 49, 100001 (2010); doi: 10.1143/JJAP.49.100001.
  19. 19. J. S. Meena, S. M. Sze, U. Chand, and T.-Y. Tseng, “Overview of emerging nonvolatile memory technologies,” Nanoscale Res. Lett. 9, 526 (2014); doi: 10.1186/1556-276X-9-526.
  20. 20.Cryogenic Computing Complexity (C3) (2014), http://www.iarpa.gov/index.php/research-programs/c3 (accessed Sept. 15, 2016).
  21. 21. D. S. Holmes, A. L. Ripple, and M. A. Manheimer, “Energy-efficient superconducting computing: power budgets and requirements,” IEEE Trans. Appl. Supercond. 23, 1701610 (2013); doi: 10.1109/TASC.2013.2244634.
  22. 22. B. Baek, W. H. Rippard, M. R. Pufall, S. P. Benz, S. E. Russek, H. Rogalla, and P. D. Dresselhaus, “Spin-transfer torque switching in nanopillar superconducting-magnetic hybrid Josephson junctions,” Phys. Rev. Appl. 3, 011001 (2015); doi: 10.1103/PhysRevApplied.3.011001.
  23. 23. J. Ousterhout, “The volatile future of storage,” IEEE Spectr. 52 (11), pp. 34 ff. (2015); doi: 10.1109/MSPEC.2015.7335899.
  24. 24. D. E. Nikonov and I. A. Young, “Benchmarking of beyond-CMOS exploratory devices for logic integrated circuits,” IEEE J. Exploratory Solid-State Comput. Devices Circuits 1, pp. 3–11 (2015); doi: 10.1109/JXCDC.2015.2418033.
  25. 25. H. T. Nembach, J. M. Shaw, T. J. Silva, W. L. Johnson, S. A. Kim, R. D. McMichael, and P. Kabos, “Effects of shape distortions and imperfections on mode frequencies and collective linewidths in nanomagnets,” Phys. Rev. B 83, 094427 (2011); doi: 10.1103/PhysRevB.83.094427.
  26. 26. N. Locatelli, V. Cros, and J. Grollier, “Spin-torque building blocks,” Nat. Mater. 13, pp. 11–20 (2014); doi: 10.1038/NMAT3823.
  27. 27. N. Locatelli, V. V. Naletov, J. Grollier, G. de Loubens, V. Cros, C. Deranlot, C. Ulysse, G. Faini, O. Klein, and A. Fert, “Dynamics of two coupled vortices in a spin valve nanopillar excited by spin transfer torque,” Appl. Phys. Lett. 98, 062501 (2011); doi: 10.1063/1.3553771.
  28. 28. S. Yuasa, T. Nagahama, A. Fukushima, Y. Suzuki, and K. Ando, “Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junctions,” Nat. Mater. 3, pp. 868–871 (2004); doi: 10.1038/nmat1257.
  29. 29. S. Yuasa and D. D. Djayaprawira, “Giant tunnel magnetoresistance in magnetic tunnel junctions with a crystalline MgO(0 0 1) barrier,” J. Phys. D Appl. Phys. 40, pp. R337–R354 (2007); doi: 10.1088/0022-3727/40/21/R01.
  30. 30. W. H. Butler, X.-G. Zhang, T. C. Schulthess, and J. M. MacLaren, “Spin-dependent tunneling conductance of Fe|MgO|Fe sandwiches,” Phys. Rev. B 63, 054416 (2001); doi: 10.1103/PhysRevB.63.054416.
  31. 31. S. S. P. Parkin, C. Kaiser, A. Panchula, P. M. Rice, B. Hughes, M. Samant, and S.-H. Yang, “Giant tunneling magnetoresistance at room temperature with MgO(1 0 0) tunnel barriers,” Nat. Mater. 3, pp. 862–867 (2004); doi: 10.1038/nmat1256.
  32. 32. L. D. Buda, I. L. Prejbeanu, U. Ebels, and K. Ounadjela, “Micromagnetic simulations of magnetisation in circular cobalt dots,” Comput. Mater. Sci. 24, pp. 181–185 (2002); doi: 10.1016/S0927-0256(02)00184-2.
  33. 33. W. E. Bailey, L. Cheng, D. J. Keavney, C. C. Kao, E. Vescovo, and D. S. Arena, “Precessional dynamics of elemental moments in a ferromagnetic alloy,” Phys. Rev. B 70, 172403 (2004); doi: 10.1103/PhysRevB.70.172403.
  34. 34. B. Dieny, V. S. Speriosu, S. S. P. Parkin, B. A. Gurney, D. R. Wilhoit, and D. Mauri, “Giant magnetoresistance in soft ferromagnetic multilayers,” Phys. Rev. B 43, pp. 1297–1300 (1991); doi: 10.1103/PhysRevB.43.1297.
  35. 35. B. Dieny, “Giant magnetoresistance in spin-valve multilayers,” J. Magn. Magn. Mater. 136, pp. 335–359 (1994); doi: 10.1016/0304-8853(94)00356-4.
  36. 36. I. L. Prejbeanu, M. Kerekes, R. C. Sousa, H. Sibuet, O. Redon, B. Dieny, and J. P. Nozieres, “Thermally assisted MRAM,” J. Phys Condens. Matter 19, 165218 (2007); doi: 10.1088/0953-8984/19/16/165218.
  37. 37. M. C. Gaidis, E. J. O'Sullivan, J. J. Nowak, Y. Lu, S. Kanakasabapathy, P. L. Trouilloud, D. C. Worledge, S. Assefa, K. R. Milkove, G. P. Wright, and W. J. Gallagher, “Two-level BEOL processing for rapid iteration in MRAM development,” IBM J. Res. Dev. 50, pp. 41–54 (2006); doi: 10.1147/rd.501.0041.
  38. 38. S. Matsunaga, J. Hayakawa, S. Ikeda, K. Miura, H. Hasegawa, T. Endoh, H. Ohno, and T. Hanyu, “Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions,” Appl. Phys. Exp. 1, 091301 (2008); doi: 10.1143/APEX.1.091301.
  39. 39. T. Hanyu, D. Suzuki, N. Onizawa, S. Matsunaga, M. Natsui, and A. Mochizuki,“Spintronics-based nonvolatile logic-in-memory architecture towards an ultra-low-power VLSI computing paradigm,” Proceedings of the Design, Automation & Test in Europe Conference (2015), pp. 1006–1011; http://dl.acm.org/citation.cfm?id=2757048.